Abstract-Wide-bandgap power semiconductors are enabling power electronics to meet higher power density and efficiency thanks to their fast switching frequency and high blocking voltage. In the high-power area, 10 kV, 240 A SiC MOSFET module has recently become a candidate for medium-voltage converters. The particular device characteristics require both high insulation and isolation strength from its gate driver power supply. To address that, this paper presents a complete design and optimization of a high-density 20 kV isolated power supply. Four objectives of high density under high-voltage insulation, low input-output coupling capacitance, fault ride-through, as well as fair voltage regulation and efficiency, have been achieved. The power supply leverages GaN-based LCCL-LC resonant circuit that produces a 1 MHz resonant current source to take multiple isolated loads. Experimental results show 1.67 pF input-output capacitance, 86% efficiency at rated load, and excellent resiliency at load short-circuit fault.
I. INTRODUCTION
Nowadays, wide-bandgap (WBG) semiconductor devices, such as Silicon Carbide (SiC) and Gallium Nitride (GaN), are gaining more and more interest thanks to their higher breakdown voltage, higher thermal capability, and lower onstate resistance. The use of these new WBG semiconductor devices revolutionizes the performance of power converters by increasing the efficiency and meanwhile reducing the size [1] . The high blocking voltage allows using simple topologies and the high switching frequency enables compact designs. An example shown in [2] provides the comparison between two designs using 3.3 kV Silicon (Si) insulated-gate bipolar transistor (IGBT) and 10 kV SiC metal-oxide-semiconductor fieldeffect transistor (MOSFET), respectively. The former design, referred to a commercial motor drive product ACS200, adopts an ANPC-5L circuit in each phase-leg, while the other design only utilizes a simple half-bridge topology instead, which significantly reduces the component number and increases the power density.
However, as trade-offs, size of the gate-drive power supply (GDPS) increases due to the critical creepage and clearance This material is based upon research supported by the U.S. Office of Naval Research under award number N00014-16-1-2939. distance requirements. The clearance distance is the shortest distance through air between two conductive elements, whereas the creepage distance is the shortest distance on the surface of an insulating material [3] . To maximize the distance, inserting slots into the printed circuit board (PCB), aligning the creepage path along the path of transformer core, is very helpful, which is illustrated in Fig. 1 . As a result, the power density will be limited by the large core size. The target of high-density at high-voltage (HD@HV) design of the GDPS proposed in this paper is 20 kV insulation and less than 3 inch 3 volume. Except large size, common-mode (CM) noises generated by the WBG devices are increasing due to their fast switching speed. Illustrated in Fig. 2 , the ground of the highside (HS) GDPS is connected directly to the switching node of the phase-leg. A high dv/dt occurs across the transformer input-output coupling capacitor ( C io ) and then creates a large CM current, which may cause malfunctions. Careful reinforced isolation design is needed to mitigate the CM noises and a C io of less than 2 pF is the target. Additionally, the output voltage of the GDPS should be well regulated at different load conditions since the load varies with the gate driver (GD) switching frequency. The variation range of the GDPS output voltage (ΔV o ) should within 5% of nominal voltage (V nom ) to enable safe operation. More importantly, careful resilience design is also required by the GDPS. Damages should be avoided when faults exist and service should be restored when the faults disappear. Table I summarizes the specifications. There are many techniques to achieve HV insulation. Commercial product ISO5125I achieves 6.5 kV insulation but its size goes to 15.6 inch 3 . Steiner [4] utilizes wireless power transfer (WPT) techniques to achieve 35 kV insulation, but large space is still needed to increase the power transmis- 978-1-4799-7312-5/18/$31.00 ©2018 IEEE sion capability. Xuan [5] designs a power supply using an optic fiber technique, which achieves 20 kV insulation, but the transmitted power is limited to 0.5 W and its primary transmitter size is huge. [6] , [7] , and [8] utilize voltage-based transformer to separate the primary and secondary windings, but large magnetic cores are needed to provide sufficient creepage distance, which has been previously analyzed in Fig. 1 . The GDPS designed by Gottschlich [9] and the commercial product GU-IGBT-HPHV adopt a current-based transformer, both of which have a relatively smaller size, but their switching frequencies are below 50 kHz and their transmitted power does not meet the 10 W specification. Because of their large size and limited transmitted power, WPT and optic fiber techniques are not considered. The remaining power supply types can be classified as voltage-transformer (VT) based and currenttransformer (CT) based. A detailed comparison and analysis between these two types will be illustrated in the following sections. According to the literature review, HD@HV and reinforced isolation design have been researched independently. In this paper, a GDPS aiming to achieve both HD@HV and reinforced isolation is designed to drive two SiC MOSFETs in one phase leg. First, VT and CT comparison and selection is presented because transformer is the center of achieving design targets. A multi-objective transformer optimization method is proposed to satisfy the specifications and optimize the C io . Circuit design, including the topology selection, active and passive component selections, is then illustrated. Hardware assembly is shown in the end and the experimental testing results are provided to verify the design.
II. CURRENT-TRANSFORMER DESIGN

A. VT, CT Comparison and Selection
As stated previously, VT and CT are two practical candidates for energy transfer through a HV isolation barrier. A trade-off between them is carried out regarding the four design requirements, that are, HD@HV, reinforced isolation, load regulation, and resilience.
First of all, VT structure is at a disadvantage of HD@HV design, which has been shown in Fig. 1 . It is a huge waste of space to increase the core size just to satisfy the creepage distance requirement. While the other candidate, CT, enables separating the Low-Voltage (LV) and HV interfaces apart. The output of the primary-side conductor is completely enclosed by material with sufficient insulation strength, and therefore, the primary-side cable provides the creepage distance instead, which is shown in Fig. 3 . In this manner, the transformer core is no longer restricted by the creepage distance requirement. Another benefit of CT is that the multiple secondary converters can share the same cable, which reduces the number of the primary converters.
Secondly, CT has a smaller C io when using the same core as VT thanks to its smaller turn number. The equivalent circuits of VT and CT are shown in Fig. 4 and the secondary leakage inductance has been reflected to the primary side [10] . L pk , L m and n are the leakage inductance, magnetizing inductance, and transformer ratio, respectively. n is different from the transformer turn ratio, primary turn number to secondary turn number (N p /N s ). ω = 2πf , f is the frequency. The value of C io is related to the core material, size and winding design [11] . VT needs a larger L m to maximize the transmitted power, requiring more turns at both sides than CT.
Thirdly, voltage regulation performance is compared. According to Fig. 4 , for VT, the output voltage can be expressed by:
It does not contain the load resistor (R o ), which is benefit to the voltage regulation. However, for the CT, the output voltage is:
It consists of the load resistor, so V o may vary with the change of R o , bringing difficulties to voltage regulation design. The last factor is resilience design. The commonest faults, short-circuit and open-circuit faults, are considered. Their equivalent circuits are shown in Fig. 5 and Fig. 6 , respectively. In normal operation, the input impedance (Z in ) is:
Where Z s is the reflected equivalent impedance of secondary side. The main difference between VT and CT is that VT has a large magnetizing inductance (L m ) and small leakage inductance (L pk ) due to its strongly coupled configuration, whereas CT has a smaller L m and larger L pk because of its less turns and long HV cable. When the load is opened, Z in becomes transformer's primary self-inductance L p :
VT can survive when opened-circuit fault exists, since a larger impedance helps to limit the input current and avoid damages. For CT with single-turn structure, L m is much smaller than Z s , so when they are in parallel, their equivalent impedance will be approximately equal to L m . Therefore, it rarely increases when the load of CT is opened, and it will not lead to an over-voltage across primary-side input of CT. When it comes to short-circuit fault, CT has a superior behavior compared to VT. Shown in Fig. 6 , when the load is shorted, it means that L m is shorted and Z in equals to L pk . The L pk of VT is very small, and therefore, the dramatically drop of Z in will raise a huge over-current and cause damages in the circuit. CT can avoid that because of its fixed current-input. Table II summarizes the comparison. Except the voltage regulation, CT is more competitive in HD@HV design, reinforced isolation, and resilience. Therefore, it is selected. Additional effort should be made to enhance the regulation performance.
B. Multi-objective Transformer Optimization
In this subsection, a multi-objective transformer optimization method is introduced and utilized to design the CT. This method contains two models: transformer equivalent circuit model shown in Fig. 4 (b) and a mathematical C io model using an electric energy method proposed by K. Nguyen-Duy [12] . The former circuit model is used to select the correct N s and ensure that the peak flux density B p does not exceed material's maximal allowable value. The other C io model helps to figure out the core dimensions that has the lowest C io .
As illustrated before, L m of CT structure is very small, air gap is not recommended because it will further reduce the L m and then require a larger input current i p to transmit the power. Without air gap, all the energy will be stored in the magnetic core, making the transformer saturate easily. The following equation is derived and helps to have a smaller B p design:
Where A c is the core cross-section area, M is the mutual inductance of the transformer. When the frequency, core properties and specifications including V o and P o are given, 
Combining (6), (7) and (8), N s can be determined:
Where k is the coupling coefficient. With given N s , core dimensions, material information and frequency, the transformer C io model can be built. The total calculation is divided into six parts, which are the parasitic capacitor caused by segments P 1 and S1, P 1 and S2, P 3 and S1, P 3 and S2, P 2 and S3, P 4 and S4 (refer to Fig. 7 ). Fig. 8 shows three parts of the C io calculation. Firstly, the input-output capacitance caused by the segments P 1 and S1 is calculated. The static capacitance (see Fig. 8 (a) ) can be expressed as following:
Where 0 is the permittivity of free air space, r i is the inner radius of transformer core, S P and S S are the equivalent plate area of the primary winding and secondary winding. Assuming the voltage potential distribution along the secondary turns varies linearly, then: Where V s is the DC output voltage at transformer secondary side. Then the total stored electric energy between primary cable with all secondary turns is:
With similar approach, the static capacitance and the stored electric energy caused by segments P 1 and S 2 (refer to Fig. 8  (b) ), P 3 and S 1 (refer to Fig. 8 (c) ), P 3 and S 2 , P 2 and S 3 , P 4 and S 4 can be given as following:
The total stored electric energy is then:
Based on (21) and (22), the C io can be calculated. Unlike the straight-forward circuit model presented previously, the calculation process of the C io is very complicated and it has some assumptions, such as the the voltage potential distribution along the turns varies linearly, the air gap between the wires and core are identical, and etc. The capacitance level is only several picofarads, large error will make the optimization result meaningless. Therefore, this model needs to be verified by the experiments. Five transformers with different designs tested by an Agilent 4294A Precision Impedance Analyzer are summarized in TABLE III. The comparison between calculation and measurement is shown in Fig. 9 . The red curve represents measurement results whereas the blue curve represents the calculation results. It is illustrated that they match well with each other, thereby proving the accuracy of the model. The multi-objective transformer optimization method contains several parts. The optimal transformer design of particular frequency needs to be figured out first. After that, the designs of different frequencies can be compared and the optimal frequency and its transformer design can be determined. Following are the steps for transformer optimization with given frequency. First, select the material. There are several material candidates. 3F3 from Ferroxcube is considered under 200 kHz whereas Hitachi ML95S is considered for the frequency between 200 kHz and 1 Mhz. ML91S is the chosen candidate for the frequency starting from 1 MHz. Second, calculate the C io of all transformers with acceptable dimensions. Third, cull all the transformer sizes that meet the material flux density requirement and select the one with the lowest C io .
Take 700 kHz and 1 MHz as examples. Fig. 10 and Fig. 11 show the C io with different core sizes. For the Hitachi ML95S, the maximum flux density B max at 700 kHz is 70 mT. There are four curves in the chart. Each curve has a different inner radius r i , and it has only one variable, height h. The green pattern-filled area collects all the designs that meets the flux density requirement. The star in the chart represents the optimal design for 700 kHz. With the same approach, the optimal design for 1 MHz can be found, which is shown in Fig. 11 . After finishing analyzing all the frequencies, Fig. 12 and Fig. 13 can be given. The results given by Fig. 10 and Fig. 11 are two of the points in Fig. 12 and Fig. 13 . Both C io and volume increase rapidly when the frequency gets smaller. Core loss will grow dramatically when the frequency increases. Considering all factors, the ML91S from Hitachi at 1 MHz is selected. The transformer is shown on the right of 
III. CIRCUIT DESIGN
A. Topology Selection
It has been shown, through analysis in the previous section that the transformer requires a current-source input. Resonant converters are option to build a high frequency current source. Apart from the current-source requirement, the resonant converter should also achieve soft switching to reduce the turnon loss. Effort needs to be made to solve the bad voltage regulation of CT. To get rid of the R o impact, a capacitor C s is added in series with the transformer secondary side. C s is in resonant with transformer secondary self-inductance L s , then their equivalent impedance will be zero. The output voltage equals to:
R o is removed from the equation. I p is the transformer primary-side input current, and I s is the transformer secondary-side input current. There are two resonant tank candidates, parallel inductor/capacitor (LC) and parallel capacitor/inductor (CL) connection, that can provide currentsource input for the transformer [13] . Parallel LC connection is selected eventually because its output current contains less high order harmonic components and the current through the resonant tank is smaller compared with the other one. I p can be designed by the following equation [14] .
Where L r is the resonant inductor at the primary resonant tank, V in is the DC input voltage. The completed circuit, which is called LCCL-LC resonant converter, is shown in Fig. 14 . L r , C r build the primary-side resonant tank; L s , C s build the secondary-side resonant tank. C p is the blocking capacitance.
B. Component Selection
Thanks to their smaller total loss, including the switching loss and conduction loss, GaN devices from EPC are considered. Table V shows the device candidates and their characteristics. EPC 2102 is selected due to its smaller total losses.
The Si Schottky diodes SS25FACT are applied as the fullbridge rectifier at the secondary side. The gate driver, LM5113 from Texas Instruments, is selected for the GaN transistor halfbridge because of its small rising and falling time and 107 V high-side voltage.
IV. HARDWARE ASSEMBLY AND EXPERIMENTAL RESULTS
In this section, experimental testing results are given to verify the GDPS design. The hardware is built and shown in Fig. 15 . The test prototype consists of one primary converter placed on the left, and two secondary converters, which are shown on the right. The length, width and height of the primary-side converter are 1.57 inches, 1.38 inches, and 0.67 inches, respectively, whereas those of the secondary converter are 1.89 inches, 1.46 inches, and 0.55 inches, respectively. The HV cable, which can sustain 20 kV DC voltage, is used to connect the primary converter and the two secondary converters. The total volume of the GDPS is 2.24 inch 3 per gate driver. Fig. 16 shows the experimental testing results Fig. 18 shows the equivalent circuit and the results. To simplify the experiment, the voltage regulation is tested in one load condition. During this test, the load is changed from 10% to 100% and the output voltage V o under each load condition is measured. The maximal output voltage V o max exists in a 10% load condition, which is 30.87 V, whereas the minimum output voltage V o min exists in a full load condition, which is 27.76 V. The voltage difference ΔV 0 is 11.1% of V nom . This difference exists because the transformer input current I p is not a perfect current source. The high quality factor in this design worsens the performance of the primary-side resonant tank, making it difficult to filter out all the high order harmonic components, which can be seen in Fig. 16 . Fig. 19 and Fig. 20 show the resilience testing results. One of the two load, V o2 , is shorted (Fig. 19) and then recovered (Fig. 20) . Cores used in these experiments are smaller than those used in the experiments shown in Fig. 16 . The maximum outputs they can provide are 25.8 V, 9W and 25.7 V, 9W, but the resilience design can be still verified with smaller power and voltage. When load 2 is shorted, load 1 remains stable. When the fault is cleared, load 2 is fully recovered.
V. SUMMARY AND CONCLUSION
This paper proposes an isolated GDPS that supplies multiple gate drivers for 10 kV, 240 A SiC MOSFETs module. A CT configuration is adopted due to its simpler accomplishment of HD@HV design, reinforced isolation, and resilience to faults. 20 kV insulation and a volume of 2.24 inch 3 per gate driver are achieved. Multi-objective transformer optimization method is proposed. The hardware is shown, and the C io of 1.67 pF is measured. LCCL-LC resonant converter is selected to achieve voltage regulation and to build the current-source input. With careful design, the constructed converter with two 10 W outputs is demonstrated to achieve 86.0% overall efficiency. ZVS is achieved. The waveforms for the shortcircuit testing are shown to prove that this GDPS will not damage the circuit when faults exist and it has the capability to restore service when faults disappear.
